Skip to main content

Module msr

Module msr 

Source
Expand description

Model-Specific Registers (MSRs) definitions

Constantsยง

IA32_APIC_BASE
APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC Status and Location.
IA32_X2APIC_APICID
x2APIC ID register (R/O) See x2APIC Specification.
IA32_X2APIC_CUR_COUNT
x2APIC Current Count register (R/O)
IA32_X2APIC_DIV_CONF
x2APIC Divide Configuration register (R/W)
IA32_X2APIC_EOI
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_ESR
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_ICR
x2APIC Interrupt Command register (R/W)
IA32_X2APIC_INIT_COUNT
x2APIC Initial Count register (R/W)
IA32_X2APIC_IRR0
x2APIC Interrupt Request register bits [31:0] (R/O)
IA32_X2APIC_IRR1
x2APIC Interrupt Request register bits [63:32] (R/O)
IA32_X2APIC_IRR2
x2APIC Interrupt Request register bits [95:64] (R/O)
IA32_X2APIC_IRR3
x2APIC Interrupt Request register bits [127:96] (R/O)
IA32_X2APIC_IRR4
x2APIC Interrupt Request register bits [159:128] (R/O)
IA32_X2APIC_IRR5
x2APIC Interrupt Request register bits [191:160] (R/O)
IA32_X2APIC_IRR6
x2APIC Interrupt Request register bits [223:192] (R/O)
IA32_X2APIC_IRR7
x2APIC Interrupt Request register bits [255:224] (R/O)
IA32_X2APIC_ISR0
x2APIC In-Service register bits [31:0] (R/O)
IA32_X2APIC_ISR1
x2APIC In-Service register bits [63:32] (R/O)
IA32_X2APIC_ISR2
x2APIC In-Service register bits [95:64] (R/O)
IA32_X2APIC_ISR3
x2APIC In-Service register bits [127:96] (R/O)
IA32_X2APIC_ISR4
x2APIC In-Service register bits [159:128] (R/O)
IA32_X2APIC_ISR5
x2APIC In-Service register bits [191:160] (R/O)
IA32_X2APIC_ISR6
x2APIC In-Service register bits [223:192] (R/O)
IA32_X2APIC_ISR7
x2APIC In-Service register bits [255:224] (R/O)
IA32_X2APIC_LDR
x2APIC Logical Destination register (R/O)
IA32_X2APIC_LVT_CMCI
x2APIC LVT Corrected Machine Check Interrupt register (R/W)
IA32_X2APIC_LVT_ERROR
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_LVT_LINT0
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_LVT_LINT1
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_LVT_PMI
x2APIC LVT Performance Monitor register (R/W)
IA32_X2APIC_LVT_THERMAL
x2APIC LVT Thermal Sensor Interrupt register (R/W)
IA32_X2APIC_LVT_TIMER
x2APIC LVT Timer Interrupt register (R/W)
IA32_X2APIC_PPR
x2APIC Processor Priority register (R/O)
IA32_X2APIC_SELF_IPI
If ( CPUID.01H:ECX.[bit 21] = 1 )
IA32_X2APIC_SIVR
x2APIC Spurious Interrupt Vector register (R/W)
IA32_X2APIC_TMR0
x2APIC Trigger Mode register bits [31:0] (R/O)
IA32_X2APIC_TMR1
x2APIC Trigger Mode register bits [63:32] (R/O)
IA32_X2APIC_TMR2
x2APIC Trigger Mode register bits [95:64] (R/O)
IA32_X2APIC_TMR3
x2APIC Trigger Mode register bits [127:96] (R/O)
IA32_X2APIC_TMR4
x2APIC Trigger Mode register bits [159:128] (R/O)
IA32_X2APIC_TMR5
x2APIC Trigger Mode register bits [191:160] (R/O)
IA32_X2APIC_TMR6
x2APIC Trigger Mode register bits [223:192] (R/O)
IA32_X2APIC_TMR7
x2APIC Trigger Mode register bits [255:224] (R/O)
IA32_X2APIC_TPR
x2APIC Task Priority register (R/W)
IA32_X2APIC_VERSION
If ( CPUID.01H:ECX.[bit 21] = 1 )